PATENT

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

I hereby certify that this correspondence is being deposited with the U.S. Postal Service as first class mail in an envelope addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on March 8, 2004.

Applicant

: Indradeep Ghosh

Confirmation No. 3552

Application No.

: 09/851,708

Filed

: May 8, 2001

Title

: AUTOMATIC TEST PATTERN GENERATION FOR

FUNCTIONAL REGISTER TRANSFER LEVEL CIRCLITS RECEIVED

Grp./Div.

: 2133

: R. Stephen Dildine, Jr.

Examiner Docket No.

: 40704/DMC/F179

MAR 1 5 2004

Technology Center 2100

INFORMATION DISCLOSURE STATEMENT AND **CERTIFICATION UNDER § 1.97(e)(1)**

Commissioner for Patents . P.O. Box 1450

Alexandria, VA 22313-1450

Post Office Box 7068 Pasadena, CA 91109-7068 March 8, 2004

Commissioner:

In compliance with the duty of disclosure under 37 CFR §§ 1.56, 1.97 and 1.98, and in accordance with the provisions in the Manual of Patent Examining Procedure §§ 609 and 707.05(b), enclosed is FORM PTO/SB/08A/B with a listing of references that are known to applicant. Copies of each of the listed references are enclosed.

It is respectfully requested that these references be considered in the examination of this application and identified on the list of references cited on the patent issuing on this application. Applicant also requests that an initialed copy of said FORM PTO/SB/08A/B be entered in the application file and returned to applicant with the next communication from the Office in accordance with MPEP § 609.

Applicant's undersigned attorney hereby certifies, in accordance 37 CFR § 1.97(e)(1), that each item of information contained in the information disclosure statement was first cited in

Application No. 09/851,708

any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of the information disclosure statement.

Respectfully submitted,
CHRISTIE, PARKER & HALE, LLP

By

Daniel M. Cavanagh Reg. No. 41,661 626/795-9900

DMC/rmw

Enclosures: PTO/SB/08A/B w/references

RMW IRV1075223.1-*-03/8/04 1:58 PM

FORM PTO/SB/08A/B (10-01) Substitute for PTO-1449A/B	Attorney Docket Number	40704/DMC/F179	
INFORMATION DISCLOSURE	Application Number	09/851,708	
(uses many sheets as necessary)	Filing Date	May 8, 2001	
	Applicant(s)	Indradeep Ghosh	
	Group Art Unit	2133	
	Examiner Name	R. Stephen Dildine, Jr.	

U.S. PATENT DOCUMENTS				
EXAMINER INITIALS	Cite No.1	DOCUMENT NUMBER Number - Kind Code ² (If Known)	PUBLICATION DATE MM-DD-YYYY	NAME OF PATENTEE
		5,748,647	05-05-1998	Bhattach part FIVED
				F 2004
				MAR 1 5 2004

		FOREIGN PA	ATENT DOCUMENTS	Technology Cente	- 2100 -
EXAMINER INITIALS	Cite No.1	Foreign Patent Document Country Code ³ - Number ⁴ - Kind Code ⁵ (If Known)	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	(•)

OTHER DOCUMENTS				
EXAMINER INITIALS	Cite No. ¹	Include name of the author (in CAPITAL LETTERS), title of the article, title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.		
European Search Report dated 19 January 2004 for European Application No. EP 01304884.1-Search Report mailed February 23, 2004 (4 pgs.)				
		Ghosh et al., "Automatic Test Pattern Generation for Functional RTL Circuits Using Assignment Decision Diagrams," Design Automation Conference, (IEEE CAT. No. 00CH37106), Proceedings 2000 of ACM/IEEE-CAS/EDAC Design Automation Conference, Los Angeles, California, June 5-9, 2000 (p 43-48).		
		Jervan et al., "High-Level Test Synthesis With Hierarchical Test Generation," Proceedings '99 17th Norchip Conference, Oslo, Norway, Nov. 8-9, 1999 (p 291-296).		
		Ubar et al., "Efficient Hierarchical Approach to Test Generation for Digital Systems," Tallin Technical University Conference Proceeding, 20 March 2000 (p 189-195).		
		Vandeventer et al., "Using Binary Decision Diagrams to Speed Up the Test Pattern Generation of Behavioral Circuit Descriptions Written in Hardware Description Languages," Circuits and Systems, 1994 IEEE International Symposium On London, UK, May 30-June 2, 1994 (p 279-282).		

MLM IRV1075224.1-*-03/8/04 3:06 PM

- 1		Link 1 stream on received by managed harry and an extent		
	EXAMINER	DATE		
	SIGNATURE	CONSIDERED		
i		L		

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. ¹Applicant's unique citation designation number (optional). ²See Kinds Codes of USPTO Patent Documents at www.pto.gov or MPEP 901.4. ³Enter Office that issued the document, by the two-letter code (WIPO standard ST.3). ⁴For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. ⁵Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. ⁶Applicant is to place a check mark here if English Language Translation is attached.

W.J.

Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE